GFNI instruction set

It has been suggested that this article be merged into AVX-512. (Discuss) Proposed since August 2025.

This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages) The topic of this article may not meet Wikipedia's general notability guideline. Please help to demonstrate the notability of the topic by citing reliable secondary sources that are independent of the topic and provide significant coverage of it beyond a mere trivial mention. If notability cannot be shown, the article is likely to be merged, redirected, or deleted. Find sources: "GFNI instruction set" – news · newspapers · books · scholar · JSTOR (August 2025) (Learn how and when to remove this message) This article relies largely or entirely on a single source. Relevant discussion may be found on the talk page. Please help improve this article by introducing citations to additional sources. Find sources: "GFNI instruction set" – news · newspapers · books · scholar · JSTOR (August 2025) This article relies excessively on references to primary sources. Please improve this article by adding secondary or tertiary sources. Find sources: "GFNI instruction set" – news · newspapers · books · scholar · JSTOR (August 2025) (Learn how and when to remove this message) (Learn how and when to remove this message)

Galois Field New Instructions is a subset extension from Intel to accelerate cryptographic applications. However its instructions have additional unexpected beneficial purposes in bit manipulation, and the instructions can be present in other ISAs

The GFNI extension comprises three instructions, VGF2P8AFFINEINVQB, VGF2P8AFFINEQB and VGF2P8MULB. They are useful for cryptography,^[1] as they can be used to implement Rijndael-style S-boxes such as those used in AES, Camellia, and SM4. These instructions are also used for bit manipulation in networking and signal processing: bits can be arbitrarily reordered, copied, inverted, cleared, or set with them.^[1]

GFNI is a standalone instruction set extension and can be enabled separately from AVX or AVX-512. Depending on whether AVX and AVX-512F support is indicated by the CPU, GFNI support enables legacy (SSE), VEX or EVEX-coded instructions operating on 128, 256 or 512-bit vectors.

GNFI was originally intended to help accelerate for example Rijndael (AES) GF(2^8) arithmetic: Rijndael has an explicit GF(2^8) reducing polynomial of 0x11B. However surprising number of additional uses have emerged:

• An Intel guide lists parallel 5-bit byte-wise sign-extension, general bit-clear insert set and invert,
• Parallel Count Leading/Trailing Zero Bits (Byte-wise), Arbitrary GF(2^N) multiplication, Fixed 2-bit Packed Arithmetic, Byte-wise variable shift, which relies on pre-truncating the inputs to ensure the polynomial reduction is not triggered.
• Bit-reversal
• SM4, Reed Solomon, RAID6
• Vector bit-reverse
• bmatflip and bmatxor is found in the Cray XMT
• Power ISA vgbbd Chapter 6. Vector Facility, Book 1 p. 445

• bit manipulation – Algorithmically modifying data below the word level
• AVX512 – Instruction set extension by IntelPages displaying short descriptions of redirect targets
• AVX2 – Instructions for the x86 microprocessorsPages displaying short descriptions of redirect targets
• Finite_field_arithmetic – Arithmetic in a field with a finite number of elements
• GF(2) – Finite field of two elements

Intel AVX 10.1 (PDF) (3.0 ed.). Intel. July 2024. 355989-003US. Retrieved August 8, 2025.